OpenFPGA/yosys/manual/APPNOTE_011_Design_Investig.../example.ys

12 lines
203 B
Plaintext

read_verilog example.v
show -format dot -prefix example_00
proc
show -format dot -prefix example_01
opt
show -format dot -prefix example_02
cd example
select t:$add
show -format dot -prefix example_03