OpenFPGA/yosys/manual/PRESENTATION_ExSyn/techmap_01.v

module test(input [31:0]  a, b,
            output [31:0] y);
assign y = a + b;
endmodule