This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
e2673f10af
OpenFPGA
/
openfpga_flow
/
benchmarks
/
quicklogic_tests
/
simon_bit_serial
/
rtl
History
Lalit Sharma
44a979288b
Adding quicklogic tests and updating the corresponding conf file to run them
2021-02-16 23:08:38 -08:00
..
Simon_bit_serial_datapath_FPGA.v
Adding quicklogic tests and updating the corresponding conf file to run them
2021-02-16 23:08:38 -08:00
Simon_bit_serial_key_expansion_FPGA.v
Adding quicklogic tests and updating the corresponding conf file to run them
2021-02-16 23:08:38 -08:00
Simon_bit_serial_top_module_FPGA.v
Adding quicklogic tests and updating the corresponding conf file to run them
2021-02-16 23:08:38 -08:00