.. |
.gitignore
|
Update Yosys from version 0.7 to version 0.8
|
2019-05-23 16:03:08 -06:00 |
Makefile.inc
|
Update yosys to latest version + add simulation in fpga_flow
|
2019-05-23 17:55:49 -06:00 |
arith_map.v
|
Update yosys to latest version + add simulation in fpga_flow
|
2019-05-23 17:55:49 -06:00 |
bram.txt
|
Update Yosys from version 0.7 to version 0.8
|
2019-05-23 16:03:08 -06:00 |
brams_connect.py
|
Update Yosys from version 0.7 to version 0.8
|
2019-05-23 16:03:08 -06:00 |
brams_init.py
|
Update Yosys from version 0.7 to version 0.8
|
2019-05-23 16:03:08 -06:00 |
brams_map.v
|
Update Yosys from version 0.7 to version 0.8
|
2019-05-23 16:03:08 -06:00 |
cells_bb.v
|
Update yosys to latest version + add simulation in fpga_flow
|
2019-05-23 17:55:49 -06:00 |
cells_map.v
|
Update yosys to latest version + add simulation in fpga_flow
|
2019-05-23 17:55:49 -06:00 |
cells_sim.v
|
Update yosys to latest version + add simulation in fpga_flow
|
2019-05-23 17:55:49 -06:00 |
dram.txt
|
Update Yosys from version 0.7 to version 0.8
|
2019-05-23 16:03:08 -06:00 |
drams_map.v
|
Update Yosys from version 0.7 to version 0.8
|
2019-05-23 16:03:08 -06:00 |
ecp5_ffinit.cc
|
Update yosys to latest version + add simulation in fpga_flow
|
2019-05-23 17:55:49 -06:00 |
latches_map.v
|
Update Yosys from version 0.7 to version 0.8
|
2019-05-23 16:03:08 -06:00 |
synth_ecp5.cc
|
Update yosys to latest version + add simulation in fpga_flow
|
2019-05-23 17:55:49 -06:00 |