riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/tests/errors/syntax_err01.v

5 lines
38 B
Verilog
Raw Blame History

module a;
integer [31:0]w;
endmodule
Reference in New Issue View Git Blame Copy Permalink