OpenFPGA/yosys/manual/PRESENTATION_ExAdv/red_or3x1_cells.v

module OR3X1(A, B, C, Y);
    input A, B, C;
    output Y;
    assign Y = A | B | C;
endmodule