riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
608 Commits 70 Branches 8 Tags 105 MiB
Verilog 51.9%
C++ 20.8%
Tcl 20.5%
Coq 5.7%
Python 0.5%
Other 0.5%
Go to file
AurelienUoU d10cc34c9e Update Readme and tutorial 2019-07-12 14:56:08 -06:00
.travis Update regression test avoiding overwritting files 2019-06-14 11:44:44 -06:00
ERI_demo Update ERI-demo 2019-07-12 08:55:19 -06:00
OpenSTA@7592f12e54 Implementation of OpenSTA in the project 2018-11-08 13:13:45 -07:00
abc Add latest abc and update ace dependence 2019-05-03 18:56:03 -06:00
ace2 update travis configuration and clean up repository 2019-06-07 22:19:11 -06:00
cmake Add latest abc and update ace dependence 2019-05-03 18:56:03 -06:00
compilation Update Readme 2019-07-05 11:06:55 -06:00
docs Updates FPGA-Verilog command lines 2019-07-05 13:41:34 -06:00
fpga_flow Update ERI-demo 2019-07-12 08:55:19 -06:00
libs fixed a bug in Verilog generator supporting SRAM5T 2019-06-13 14:42:39 -06:00
tutorials Update Readme and tutorial 2019-07-12 14:56:08 -06:00
vpr7_x2p Update ERI-demo 2019-07-12 08:55:19 -06:00
yosys Update yosys to latest version + add simulation in fpga_flow 2019-05-23 17:55:49 -06:00
.gitignore Added lattice benchmark settings 2019-07-01 11:07:23 -06:00
.gitmodules Update .gitmodules 2018-12-10 12:07:05 -07:00
.travis.yml update travis to use gcc8 and disable graphics for vpr when compile in osx 2019-06-07 22:38:21 -06:00
CMakeLists.txt fixed a bug in Verilog generator supporting SRAM5T 2019-06-13 14:42:39 -06:00
Dockerfile Update Readme and tutorial 2019-07-12 14:56:08 -06:00
LICENSE Create LICENSE 2018-06-26 21:52:08 -07:00
README.md Update Readme and tutorial 2019-07-12 14:56:08 -06:00
README_Benchmarks.md Correction of the global make, the fpga_flow and the doc 2018-11-20 14:47:15 -07:00
run_local.bat Update tutorial, readme and docker 2019-07-09 14:28:14 -06:00

README.md

Getting Started with OpenFPGA

Build Status Documentation Status

Introduction

The OpenFPGA framework is the first open-source FPGA IP generator supporting highly-customizable homogeneous FPGA architectures. OpenFPGA provides a full set of EDA support for customized FPGAs, including Verilog-to-bitstream generation and self-testing verification testbenches/scripts. OpenFPGA opens the door to democratizing FPGA technology and EDA techniques, with agile prototyping approaches and constantly evolving EDA tools for chip designers and researchers.

Compilation

The different ways of compiling can be found in the ./compilation folder.
Dependancies and help using docker can be found at ./tutorials/building.md.

Compilation steps:

  1. Clone the repository (git clone https://github.com/LNIS-Projects/OpenFPGA.git && cd OpenFPGA)
  2. Create a folder named build in OpenPFGA repository (mkdir build && cd build)
  3. Create Makefile in this folder using cmake (cmake .. -DCMAKE_BUILD_TYPE=debug)
  4. Compile the tool and its dependencies (make)

We currently implemented OpenFPGA for:

1. Ubuntu 16.04 2. Red Hat 7.5 3. MacOS High Sierra 10.13.4

Please note that those were the versions we tested the software for. It might work with earlier versions and other distributions.

Documentation

OpenFPGA's full documentation includes tutorials, descriptions of the design flow, and tool options.

Tutorial

You can find in the folder ./tutorials. This will help you get in touch with the software and test different configurations to see how OpenFPGA reacts to them.

Through this tutorial users can learn how to use the flow and set the dependancies.
The tutorial index will