| .. |
|
build_device_bitstream.cpp
|
refactored grid bitstream generation
|
2019-10-25 21:49:47 -06:00 |
|
build_device_bitstream.h
|
start refactoring bitstream generator
|
2019-10-24 21:01:11 -06:00 |
|
build_grid_bitstream.cpp
|
refactored grid bitstream generation
|
2019-10-25 21:49:47 -06:00 |
|
build_grid_bitstream.h
|
refactored grid bitstream generation
|
2019-10-25 21:49:47 -06:00 |
|
build_lut_bitstream.cpp
|
refactored grid bitstream generation
|
2019-10-25 21:49:47 -06:00 |
|
build_lut_bitstream.h
|
refactored grid bitstream generation
|
2019-10-25 21:49:47 -06:00 |
|
build_mux_bitstream.cpp
|
add local encoder support in bitstream generation refactoring
|
2019-10-24 22:49:24 -06:00 |
|
build_mux_bitstream.h
|
start refactoring bitstream generator
|
2019-10-24 21:01:11 -06:00 |
|
build_routing_bitstream.cpp
|
add instance name correlation between module and bitstream generation
|
2019-10-25 13:06:48 -06:00 |
|
build_routing_bitstream.h
|
add instance name correlation between module and bitstream generation
|
2019-10-25 13:06:48 -06:00 |
|
fpga_bitstream.c
|
start refactoring the bitstream part using spice_models
|
2019-08-16 15:58:14 -06:00 |
|
fpga_bitstream.h
|
start refactoring the bitstream part using spice_models
|
2019-08-16 15:58:14 -06:00 |
|
fpga_bitstream_pbtypes.c
|
added Switch Block SubType and SubFs for tileable rr_graph generation
|
2019-07-02 10:00:02 -06:00 |
|
fpga_bitstream_pbtypes.h
|
Update VPR7 X2P with new engine
|
2019-04-26 12:23:47 -06:00 |
|
fpga_bitstream_primitives.c
|
Update VPR7 X2P with new engine
|
2019-04-26 12:23:47 -06:00 |
|
fpga_bitstream_primitives.h
|
Update VPR7 X2P with new engine
|
2019-04-26 12:23:47 -06:00 |
|
fpga_bitstream_routing.c
|
replace spice_models with circuit model in bitstream generator
|
2019-08-16 16:36:49 -06:00 |
|
fpga_bitstream_routing.h
|
replace spice_models with circuit model in bitstream generator
|
2019-08-16 16:36:49 -06:00 |
3310bac65b