This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
c855ab24f5
OpenFPGA
/
openfpga_flow
/
arch
/
winbond90
History
tangxifan
d2d750a15c
debugged rram mux branch Verilog generation
2019-09-02 16:21:29 -06:00
..
k6_N10_rram_memory_bank_SC_winbond90.xml
Updated RRAM architecture file
2019-08-17 02:20:04 -06:00
k6_N10_rram_memory_bank_SC_winbond90_behavioral.xml
debugged rram mux branch Verilog generation
2019-09-02 16:21:29 -06:00