riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2_latch
History
Aram Kostanyan b332a5a1b4 Added 'basic_tests/verific_test' test-case. 2021-11-01 18:20:57 +05:00
..
and2_latch.act update microbenchmark and2 module name 2020-04-20 13:37:39 -06:00
and2_latch.blif update microbenchmark and2 module name 2020-04-20 13:37:39 -06:00
and2_latch.v update microbenchmark and2 module name 2020-04-20 13:37:39 -06:00
and2_latch_verific.blif Added 'basic_tests/verific_test' test-case. 2021-11-01 18:20:57 +05:00