riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/openfpga_flow/openfpga_cell_library/verilog
History
tangxifan d85d6e964e
Merge pull request #227 from watcag/master 
Standard-cell flow
 		2021-02-17 10:11:34 -07:00
..
adder.v [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
aib.v [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
buf4.v bugfix in alt 2021-02-08 23:04:00 -05:00
dff.v [HDL] Update dff netlist for SCFF used in configuration chain 2021-01-04 17:17:35 -07:00
dpram.v [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
dpram1k.v [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
dpram16k.v [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
frac_lut4_arith.v [HDL] Add disclaimer for the frac_lut4_arith HDL codes 2021-02-10 14:50:11 -07:00
frac_mem_32k.v [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
gpio.v [HDL] Add new gpio cell with protection circuitry 2020-11-30 17:52:39 -07:00
inv.v adding dff synth 2021-02-09 10:34:54 -05:00
latch.v [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
lut6.v [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
mult_32x32.v [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
mult_36x36.v [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
mux2.v [HDL] Bug fix in HDL netlist due to port name mismatching 2021-02-01 11:35:25 -07:00
or2.v no need for dff*, but need tap_buf4 2021-02-08 23:00:13 -05:00
spram_4x1.v Microbenchmarks of Single-Port RAM and Associated Example Architecture Files as well as Test Cases (#200) 2021-01-29 10:19:05 -07:00
sram.v [Architecture] Reorganize the cell netlists and update architecture files accordingly 2020-09-25 11:55:28 -06:00
tap_buf4.v no need for dff*, but need tap_buf4 2021-02-08 22:27:57 -05:00