tangxifan c5ee81541a remove dead codes in routing module generation		2019-09-16 18:47:01 -06:00
..
base	refactoring Verilog generation for routing channels	2019-09-16 17:35:51 -06:00
bitstream	replace spice_models with circuit model in bitstream generator	2019-08-16 16:36:49 -06:00
clb_pin_remap	cleaned unused variables	2019-05-13 14:45:02 -06:00
router	fixed bugs in configure pb_rr_graph and dependence on testbenches	2019-08-16 18:20:30 -06:00
shell	Merge branch 'multimode_clb' of https://github.com/LNIS-Projects/OpenFPGA into multimode_clb	2019-05-13 14:45:57 -06:00
spice	added Switch Block SubType and SubFs for tileable rr_graph generation	2019-07-02 10:00:02 -06:00
verilog	remove dead codes in routing module generation	2019-09-16 18:47:01 -06:00