riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/openfpga_flow/tasks/fpga_verilog/behavioral_verilog/config
History
tangxifan 617f7e3062 [Flow] disable signal initialization for behavioral verilog generation 2020-11-22 21:13:22 -07:00
..
task.conf [Flow] disable signal initialization for behavioral verilog generation 2020-11-22 21:13:22 -07:00