riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/openfpga_flow/arch/vpr_only_templates
History
ganeshgore eb3b02277a Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
..
k6_N10_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_N10_tileable_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_adder_chain_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_adder_chain_mem16K_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_tileable_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_tileable_adder_chain_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_tileable_adder_chain_mem16K_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_tileable_adder_chain_mem16K_aib_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_tileable_adder_chain_mem16K_multi_io_capacity_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_tileable_adder_chain_mem16K_reduced_io_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_tileable_adder_chain_wide_mem16K_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00
k6_frac_N10_tileable_thru_channel_adder_chain_mem16K_40nm.xml Added XML and benchmarks for testing 2020-04-06 00:32:06 -06:00