riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/frontends/verilog/.gitignore

5 lines
83 B
Plaintext
Raw Blame History

verilog_lexer.cc
verilog_parser.output
verilog_parser.tab.cc
verilog_parser.tab.hh
Reference in New Issue View Git Blame Copy Permalink