This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
a9042318cf
OpenFPGA
/
openfpga_flow
/
tasks
/
benchmark_sweep
/
vtr_benchmarks
/
config
History
Aram Kostanyan
758453f725
Moved 'verific_*' and 'yosys_*' config options from 'OpenFPGA_SHELL' to 'Synthesis Parameter' sections.
2022-01-21 02:21:00 +05:00
..
metric_checklist.csv
[Test] Add QoR csv file for vtr benchmarks
2021-03-23 11:15:02 -06:00
task.conf
Moved 'verific_*' and 'yosys_*' config options from 'OpenFPGA_SHELL' to 'Synthesis Parameter' sections.
2022-01-21 02:21:00 +05:00
vtr_benchmark_golden_results.csv
[Test] update golden results for the vtr benchmarks due to Yosys v0.10 uprade
2021-10-30 18:05:39 -07:00