OpenFPGA/yosys/examples/basys3/run_yosys.ys

3 lines
68 B
Plaintext

read_verilog example.v
synth_xilinx -edif example.edif -top example