OpenFPGA/yosys/tests/lut/map_and.v

module top(...);
    input a, b;
    output y;
    assign y = a&b;
endmodule