riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/libs/liblog
History
tangxifan 44d21ebb90 fixed a bug in Verilog generator supporting SRAM5T 2019-06-13 14:42:39 -06:00
..
src fixed a bug in Verilog generator supporting SRAM5T 2019-06-13 14:42:39 -06:00
CMakeLists.txt fixed a bug in Verilog generator supporting SRAM5T 2019-06-13 14:42:39 -06:00
LICENSE.txt fixed a bug in Verilog generator supporting SRAM5T 2019-06-13 14:42:39 -06:00
Readme.txt fixed a bug in Verilog generator supporting SRAM5T 2019-06-13 14:42:39 -06:00

Readme.txt 

Simple Logger Library

Author: Jason Luu
Date: Sept 5, 2014

This library provides simple logging operations.

- Output messages to both file and terminal
- Tag messages based on feedback type (eg. info, warning, or error)
- Track number of warnings and errors

Specialized programming knowledge:
- Requires usage of variable arguments in <stdarg.h> standard C library to properly wrap printf and fprintf