riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/tests/asicworld/README

2 lines
59 B
Plaintext
Raw Blame History

Borrowed Verilog examples from http://www.asic-world.com/.
Reference in New Issue View Git Blame Copy Permalink