This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
9dbf536306
OpenFPGA
/
yosys
/
manual
/
PRESENTATION_ExSyn
/
proc_03.ys
4 lines
57 B
Plaintext
Raw
Blame
History
read_verilog proc_03.v
hierarchy -check -top test
proc;;
Reference in New Issue
View Git Blame
Copy Permalink