OpenFPGA/yosys/manual/PRESENTATION_Prog/sigmap_test.v

module test(input a, output x, y);
assign x = a, y = a;
endmodule