9 lines
382 B
XML
9 lines
382 B
XML
<ports>
|
|
<port core_name="prog_clock[0]" top_name="prog_clk0"/>
|
|
<port core_name="prog_clock[1]" top_name="prog_clk1"/>
|
|
<port core_name="gfpga_io_pad[0:31]" top_name="top_io[0:31]"/>
|
|
<port core_name="gfpga_io_pad[32:47]" top_name="right_io[32:47]"/>
|
|
<port core_name="gfpga_io_pad[48:55]" top_name="bottom_io[48:55]"/>
|
|
<port top_name="pvt_sense" is_dummy="true"/>
|
|
</ports>
|