OpenFPGA/libs/EXTERNAL/libsdcparse/test_sdcs/test9.sdc

11 lines
286 B
Tcl

set_timing_derate -early 0.9
set_timing_derate -late 1.1
set_timing_derate -early 0.9 -cell_delay
set_timing_derate -late 1.1 -cell_delay
set_timing_derate -early 0.9 -net_delay
set_timing_derate -late 1.1 -net_delay
set_timing_derate -late 1.1 -cell_delay [get_cells werty/asdr/q ]