OpenFPGA/yosys/tests/errors/syntax_err12.v

interface iface;
endinterface

module a (
  iface x = 1'b0
);
endmodule