56 lines
3.0 KiB
C++
56 lines
3.0 KiB
C++
#ifndef ANALYSIS_SDC_WRITER_UTILS_H
|
|
#define ANALYSIS_SDC_WRITER_UTILS_H
|
|
|
|
/********************************************************************
|
|
* Include header files that are required by function declaration
|
|
*******************************************************************/
|
|
#include <fstream>
|
|
#include <string>
|
|
#include <map>
|
|
#include "module_manager.h"
|
|
#include "rr_graph_obj.h"
|
|
#include "atom_netlist_fwd.h"
|
|
#include "vpr_routing_annotation.h"
|
|
|
|
/********************************************************************
|
|
* Function declaration
|
|
*******************************************************************/
|
|
|
|
/* begin namespace openfpga */
|
|
namespace openfpga {
|
|
|
|
bool is_rr_node_to_be_disable_for_analysis(const VprRoutingAnnotation& routing_annotation,
|
|
const RRNodeId& cur_rr_node);
|
|
|
|
void disable_analysis_module_input_pin_net_sinks(std::fstream& fp,
|
|
const ModuleManager& module_manager,
|
|
const ModuleId& parent_module,
|
|
const std::string& parent_instance_name,
|
|
const ModulePortId& module_input_port,
|
|
const size_t& module_input_pin,
|
|
const AtomNetId& mapped_net,
|
|
const std::map<std::string, AtomNetId> mux_instance_to_net_map);
|
|
|
|
void disable_analysis_module_input_port_net_sinks(std::fstream& fp,
|
|
const ModuleManager& module_manager,
|
|
const ModuleId& parent_module,
|
|
const std::string& parent_instance_name,
|
|
const ModulePortId& module_input_port,
|
|
const AtomNetId& mapped_net,
|
|
const std::map<std::string, AtomNetId> mux_instance_to_net_map);
|
|
|
|
void disable_analysis_module_output_pin_net_sinks(std::fstream& fp,
|
|
const ModuleManager& module_manager,
|
|
const ModuleId& parent_module,
|
|
const std::string& parent_instance_name,
|
|
const ModuleId& child_module,
|
|
const size_t& child_instance,
|
|
const ModulePortId& child_module_port,
|
|
const size_t& child_module_pin,
|
|
const AtomNetId& mapped_net,
|
|
const std::map<std::string, AtomNetId> mux_instance_to_net_map);
|
|
|
|
} /* end namespace openfpga */
|
|
|
|
#endif
|