riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
63 Commits 70 Branches 8 Tags 105 MiB
Verilog 51.9%
C++ 20.8%
Tcl 20.5%
Coq 5.7%
Python 0.5%
Other 0.5%
Go to file
Baudouin Chauviere 70d303dfb5 Define Circuit doc improvement 
Added some content, better spacing for understanding and made some changes in the options we show
 		2018-09-25 11:53:53 -06:00
abc_with_bb_support Add ABC and ACE2, fix bugs for fpga_flow and VPR 2018-07-27 22:54:52 -06:00
ace2 Fixing minor bugs 2018-09-06 14:25:23 -06:00
docs Define Circuit doc improvement 2018-09-25 11:53:53 -06:00
fpga_flow Fixing minor bugs 2018-09-06 14:25:23 -06:00
tutorial initial commit of black-box doc 2018-07-26 13:58:58 -06:00
vpr7_x2p fix a bug in tapbuf 2018-09-21 19:00:22 -06:00
.gitignore update docs 2018-09-14 13:11:51 -06:00
.gitmodules added tangxifan-eda-tools as a submodule 2018-06-28 12:59:12 -06:00
LICENSE Create LICENSE 2018-06-26 21:52:08 -07:00
README.md creating documentation 2018-09-13 11:52:12 -06:00

README.md

Getting Started with FPGA-SPICE

Clone the OpenFPGA git repository:

git clone https://github.com/LNIS-Projects/OpenFPGA.git

There is a submodule in the repository so move to the OpenFPGA directory and clone that too:

cd OpenFPGA

git submodule init

git submodule update

Go to the VPR dirctory and build the tool: cd ./vpr7_rram/vpr/ make

VPR requires a minimum of one XML file that specifies the architecture of the FPGA, and one BLIF file that specifies the logic circuit to be put on the FPGA.

While in the vpr directory, run the tool on some example files: ./vpr ../libarchfpga/arch/sample_arch.xml ./Circuits/s298_K6_N10_ace.blif

If a graphic environment is available, this will bring up a display of how the circuit is being placed on the FPGA. Press the Proceed button to step to the final placement, press Proceed again to step to the routing. Press the Exit button to exit the display.

To run VPR without the display, use the command -nodisp ./vpr ../libarchfpga/arch/sample_arch.xml ./Circuits/s298_K6_N10_ace.blif -nodisp

VPR creates a number of files in the same location as the BLIF file when it is run. The place file shows how the circuit was placed on the FPGA; the route file shows how the logic was routed on the FPGA; the net file shows the wiring.