138 lines
5.4 KiB
Verilog
138 lines
5.4 KiB
Verilog
//////////////////////////////////////////////////////////////////////
|
|
//// ////
|
|
//// SBOX 1 ////
|
|
//// ////
|
|
//// This file is part of the SystemC DES ////
|
|
//// ////
|
|
//// Description: ////
|
|
//// Sbox of DES algorithm ////
|
|
//// ////
|
|
//// Generated automatically using SystemC to Verilog translator ////
|
|
//// ////
|
|
//// To Do: ////
|
|
//// - done ////
|
|
//// ////
|
|
//// Author(s): ////
|
|
//// - Javier Castillo, jcastilo@opencores.org ////
|
|
//// ////
|
|
//////////////////////////////////////////////////////////////////////
|
|
//// ////
|
|
//// Copyright (C) 2000 Authors and OPENCORES.ORG ////
|
|
//// ////
|
|
//// This source file may be used and distributed without ////
|
|
//// restriction provided that this copyright statement is not ////
|
|
//// removed from the file and that any derivative work contains ////
|
|
//// the original copyright notice and the associated disclaimer. ////
|
|
//// ////
|
|
//// This source file is free software; you can redistribute it ////
|
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
|
//// Public License as published by the Free Software Foundation; ////
|
|
//// either version 2.1 of the License, or (at your option) any ////
|
|
//// later version. ////
|
|
//// ////
|
|
//// This source is distributed in the hope that it will be ////
|
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
|
//// details. ////
|
|
//// ////
|
|
//// You should have received a copy of the GNU Lesser General ////
|
|
//// Public License along with this source; if not, download it ////
|
|
//// from http://www.opencores.org/lgpl.shtml ////
|
|
//// ////
|
|
//////////////////////////////////////////////////////////////////////
|
|
//
|
|
// CVS Revision History
|
|
//
|
|
// $Log: s1.v,v $
|
|
// Revision 1.1.1.1 2004/07/05 17:31:17 jcastillo
|
|
// First import
|
|
//
|
|
|
|
|
|
module s1(stage1_input,stage1_output);
|
|
input [5:0] stage1_input;
|
|
output [3:0] stage1_output;
|
|
|
|
reg [3:0] stage1_output;
|
|
|
|
|
|
|
|
always @( stage1_input)
|
|
|
|
begin
|
|
|
|
|
|
case(stage1_input)
|
|
0: stage1_output = (14);
|
|
1: stage1_output = (0);
|
|
2: stage1_output = (4);
|
|
3: stage1_output = (15);
|
|
4: stage1_output = (13);
|
|
5: stage1_output = (7);
|
|
6: stage1_output = (1);
|
|
7: stage1_output = (4);
|
|
8: stage1_output = (2);
|
|
9: stage1_output = (14);
|
|
10: stage1_output = (15);
|
|
11: stage1_output = (2);
|
|
12: stage1_output = (11);
|
|
13: stage1_output = (13);
|
|
14: stage1_output = (8);
|
|
15: stage1_output = (1);
|
|
16: stage1_output = (3);
|
|
17: stage1_output = (10);
|
|
18: stage1_output = (10);
|
|
19: stage1_output = (6);
|
|
20: stage1_output = (6);
|
|
21: stage1_output = (12);
|
|
22: stage1_output = (12);
|
|
23: stage1_output = (11);
|
|
24: stage1_output = (5);
|
|
25: stage1_output = (9);
|
|
26: stage1_output = (9);
|
|
27: stage1_output = (5);
|
|
28: stage1_output = (0);
|
|
29: stage1_output = (3);
|
|
30: stage1_output = (7);
|
|
31: stage1_output = (8);
|
|
32: stage1_output = (4);
|
|
33: stage1_output = (15);
|
|
34: stage1_output = (1);
|
|
35: stage1_output = (12);
|
|
36: stage1_output = (14);
|
|
37: stage1_output = (8);
|
|
38: stage1_output = (8);
|
|
39: stage1_output = (2);
|
|
40: stage1_output = (13);
|
|
41: stage1_output = (4);
|
|
42: stage1_output = (6);
|
|
43: stage1_output = (9);
|
|
44: stage1_output = (2);
|
|
45: stage1_output = (1);
|
|
46: stage1_output = (11);
|
|
47: stage1_output = (7);
|
|
48: stage1_output = (15);
|
|
49: stage1_output = (5);
|
|
50: stage1_output = (12);
|
|
51: stage1_output = (11);
|
|
52: stage1_output = (9);
|
|
53: stage1_output = (3);
|
|
54: stage1_output = (7);
|
|
55: stage1_output = (14);
|
|
56: stage1_output = (3);
|
|
57: stage1_output = (10);
|
|
58: stage1_output = (10);
|
|
59: stage1_output = (0);
|
|
60: stage1_output = (5);
|
|
61: stage1_output = (6);
|
|
62: stage1_output = (0);
|
|
63: stage1_output = (13);
|
|
|
|
endcase
|
|
|
|
|
|
end
|
|
|
|
endmodule
|