OpenFPGA/docs/source/fpga_verilog/func_verify.rst

3 lines
70 B
ReStructuredText

Perform Functionality Verification
==================================