This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
6630c17c23
OpenFPGA
/
openfpga
History
tangxifan
8d48492ec0
[FPGA-Verilog] Add clock ports to the white list when adding postfix
2022-02-14 11:09:00 -08:00
..
src
[FPGA-Verilog] Add clock ports to the white list when adding postfix
2022-02-14 11:09:00 -08:00
CMakeLists.txt
[Tool] Deploy pin constraints to preconfig Verilog module generation
2021-01-19 16:56:30 -07:00