OpenFPGA/fpga_flow/benchmarks/Verilog/.gitignore

2 lines
30 B
Plaintext

lattice_ultra_example_source/