This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
5c851a8467
OpenFPGA
/
yosys
/
backends
/
verilog
/
Makefile.inc
4 lines
45 B
Makefile
Raw
Blame
History
OBJS
+=
backends/verilog/verilog_backend.o
Reference in New Issue
View Git Blame
Copy Permalink