OpenFPGA/yosys/manual/CHAPTER_Eval/openmsp430_ys.prj

2 lines
31 B
Plaintext

verilog work "openmsp430_ys.v"