riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/examples/igloo2/example.ys

4 lines
84 B
Plaintext
Raw Blame History

read_verilog example.v
synth_sf2 -top top -edif netlist.edn
write_verilog netlist.v
Reference in New Issue View Git Blame Copy Permalink