This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
5293ba8357
OpenFPGA
/
openfpga_flow
/
tasks
/
quicklogic_tests
History
coolbreeze413
840fa399c6
enable single counter test (fails, needs debug)
2021-11-09 21:36:33 +05:30
..
counter_5clock_test
/config
update tests to use no_ff_map and remove tests that need async set/reset for now
2021-03-10 10:04:45 -08:00
flow_test
/config
enable single counter test (fails, needs debug)
2021-11-09 21:36:33 +05:30
lut_adder_test
/config
[Test] Deploy the newly added adder benchmarks to tests
2021-06-30 15:14:24 -06:00
sdc_controller_test
/config
Renaming file qlf_k4n8_yosys.ys to qlf_yosys.ys
2021-02-25 23:39:07 -08:00