This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
4b852afeac
OpenFPGA
/
yosys
/
examples
/
gowin
/
demo.sdc
2 lines
69 B
Tcl
Raw
Blame
History
create_clock
-
name clk
-
period
20
-
waveform
{
0
10
}
[
get_ports
{
clk
}
]
Reference in New Issue
View Git Blame
Copy Permalink