.. |
behavioral_verilog/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
bram
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
configuration_chain/config
|
start testing the frame-based configuration protocol. To distinguish, rename xml to identify between configuration chain and frame-based. This should not impact the pre-config testbenches.
|
2020-06-11 19:31:10 -06:00 |
configuration_frame/config
|
fix the broken CI/regression tests due to incorrect file path
|
2020-06-11 19:31:10 -06:00 |
duplicated_grid_pin/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
fabric_chain
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
fixed_simulation_settings/config
|
add new test cases about user-defined simulation settings
|
2020-06-11 19:31:03 -06:00 |
flatten_routing/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
generate_fabric/config
|
add testcases on generate fabric/testbench only
|
2020-06-11 19:31:01 -06:00 |
generate_testbench/config
|
add testcases on generate fabric/testbench only
|
2020-06-11 19:31:01 -06:00 |
hard_adder/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
implicit_verilog/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
io
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |
lut_design
|
add more test cases about LUT design and deploy to CI
|
2020-06-11 19:31:02 -06:00 |
mcnc_big20/config
|
start testing mcnc_big20 using OpenFPGA tasks
|
2020-06-11 19:30:55 -06:00 |
mux_design
|
add local encoder test case
|
2020-06-11 19:31:01 -06:00 |
sdc_time_unit/config
|
fix the broken CI/regression tests due to incorrect file path
|
2020-06-11 19:31:10 -06:00 |
spypad/config
|
try to deploy microbenchmark test_mode_low but fail due to .v port mismatch with .blif
|
2020-06-11 19:31:01 -06:00 |
untileable/config
|
update microbenchmark and2 module name
|
2020-04-20 13:37:39 -06:00 |