OpenFPGA/yosys/manual/PRESENTATION_ExSyn/opt_02.v

module test(input A, output Y, Z);
assign Y = A == A, Z = A != A;
endmodule