riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/examples/cmos/counter_tb.gtkw

6 lines
96 B
Plaintext
Raw Blame History

[dumpfile] "counter_tb.vcd"
counter_tb.clk
counter_tb.count[2:0]
counter_tb.en
counter_tb.reset
Reference in New Issue View Git Blame Copy Permalink