This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
32ed609238
OpenFPGA
/
openfpga
History
tangxifan
2e3a811f4f
critical bug fixed in repacking. This is due to depop50% local routing where the same net may be mapped to two different pins in the same pb_graph_pin. Now we restrict the pin searching. But in long term, we should sync the pb_route results to post routing results
2020-04-18 21:04:46 -06:00
..
src
critical bug fixed in repacking. This is due to depop50% local routing where the same net may be mapped to two different pins in the same pb_graph_pin. Now we restrict the pin searching. But in long term, we should sync the pb_route results to post routing results
2020-04-18 21:04:46 -06:00
test_blif
add missing files for micro benchmarks
2020-03-20 11:08:55 -06:00
test_openfpga_arch
now inout must be global port and I/O port so that it will appear in the top-level module
2020-04-08 16:54:08 -06:00
test_script
now use openfpga tokenizer to trim command line string in openfpga shell
2020-04-13 11:08:31 -06:00
test_vpr_arch
bug fixed in register scan-chain architecture
2020-04-07 17:06:16 -06:00
CMakeLists.txt
add simulation ini file writer
2020-02-27 18:01:47 -07:00