f6b3c5854a
+ OpenFPGA template variables update + Default path for the verilog netlist |
||
---|---|---|
.. | ||
example_script.openfpga |
f6b3c5854a
+ OpenFPGA template variables update + Default path for the verilog netlist |
||
---|---|---|
.. | ||
example_script.openfpga |