riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/tests/various/attrib05_port_conn.ys

3 lines
64 B
Plaintext
Raw Blame History

# Read and parse Verilog file
read_verilog attrib05_port_conn.v
Reference in New Issue View Git Blame Copy Permalink