OpenFPGA/yosys/backends/smt2/example.ys

4 lines
126 B
Plaintext

read_verilog -formal example.v
hierarchy; proc; opt; memory -nordff -nomap; opt -fast
write_smt2 -bv -mem -wires example.smt2