OpenFPGA/vpr7_x2p/libarchfpga/SRC
tangxifan 9c43b1b753 complete refacotriing the inv and buf part in submodules 2019-08-21 14:54:05 -06:00
..
ReadLine.c update Makefile t 2019-05-03 11:48:41 -06:00
ReadLine.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
arch_types.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
arch_types_mrfpga.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
cad_types.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
check_circuit_library.cpp add missing files and developing essential gates 2019-08-20 20:43:46 -06:00
check_circuit_library.h remame methods in circuit_library 2019-08-20 15:24:53 -06:00
circuit_library.cpp complete refacotriing the inv and buf part in submodules 2019-08-21 14:54:05 -06:00
circuit_library.h complete refacotriing the inv and buf part in submodules 2019-08-21 14:54:05 -06:00
circuit_library_fwd.h rework on the circuit model ports and start prototyping mux Verilog generation 2019-08-20 15:24:53 -06:00
circuit_types.h rework on the circuit model ports and start prototyping mux Verilog generation 2019-08-20 15:24:53 -06:00
device_port.cpp complete refacotriing the inv and buf part in submodules 2019-08-21 14:54:05 -06:00
device_port.h complete refacotriing the inv and buf part in submodules 2019-08-21 14:54:05 -06:00
ezxml.c update Makefile t 2019-05-03 11:48:41 -06:00
ezxml.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
linkedlist.c update Makefile t 2019-05-03 11:48:41 -06:00
linkedlist.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
logic_types.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
main.c update Makefile t 2019-05-03 11:48:41 -06:00
my_free_fwd.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
physical_types.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
port_parser.cpp reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
port_parser.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
read_xml_arch_file.c Rename option to use circuit_model rather than spice_model 2019-07-12 16:18:28 -06:00
read_xml_arch_file.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
read_xml_mrfpga.c init effort to start developing mux local encoders 2019-08-06 14:17:55 -06:00
read_xml_mrfpga.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
read_xml_spice.c rework on the circuit model ports and start prototyping mux Verilog generation 2019-08-20 15:24:53 -06:00
read_xml_spice.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
read_xml_spice_util.c start adding submodules of local encoders to multiplexer 2019-08-06 14:17:55 -06:00
read_xml_spice_util.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
read_xml_util.c update Makefile t 2019-05-03 11:48:41 -06:00
read_xml_util.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
sides.cpp revert string to sprintf 2019-06-07 20:20:41 -06:00
sides.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
spice_types.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
string_token.cpp reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
string_token.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00
util.c update Makefile t 2019-05-03 11:48:41 -06:00
util.h reorganize the libarchfpga repository 2019-08-13 13:37:35 -06:00