riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/tests/sva/.gitignore

8 lines
88 B
Plaintext
Raw Blame History

/*_pass.sby
/*_fail.sby
/*_pass
/*_fail
/*.ok
/vhdlpsl[0-9][0-9]
/vhdlpsl[0-9][0-9].sby
Reference in New Issue View Git Blame Copy Permalink