This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
0f841aa6d1
OpenFPGA
/
yosys
/
tests
/
sat
/
sizebits.ys
3 lines
62 B
Plaintext
Raw
Blame
History
read_verilog -sv sizebits.sv
prep; sat -verify -prove-asserts
Reference in New Issue
View Git Blame
Copy Permalink