riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/techlibs/greenpak4/cells_sim.v

6 lines
105 B
Verilog
Raw Blame History

`timescale 1ns/1ps
`include "cells_sim_ams.v"
`include "cells_sim_digital.v"
`include "cells_sim_wip.v"
Reference in New Issue View Git Blame Copy Permalink