This website requires JavaScript.
Explore
Help
Sign In
riscv
/
OpenFPGA
mirror of
https://github.com/lnis-uofu/OpenFPGA.git
Watch
1
Star
0
Fork
You've already forked OpenFPGA
0
Code
Issues
Projects
Releases
Wiki
Activity
07380ed1fa
OpenFPGA
/
vpr7_x2p
/
vpr
/
SRC
/
fpga_spice
/
verilog
/
verilog_submodules.h
5 lines
159 B
C
Raw
Blame
History
void
dump_verilog_submodules
(
char
*
submodule_dir
,
t_arch
Arch
,
t_det_routing_arch
*
routing_arch
)
;
Reference in New Issue
View Git Blame
Copy Permalink