OpenFPGA/vpr7_x2p/vpr/SRC/fpga_spice/verilog/verilog_api.h

void vpr_dump_syn_verilog(t_vpr_setup vpr_setup,
                          t_arch Arch,
                          char* circuit_name);