riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
OpenFPGA/yosys/tests/sat/initval.ys

5 lines
62 B
Plaintext
Raw Blame History

read_verilog -sv initval.v
proc;;
sat -seq 10 -prove-asserts
Reference in New Issue View Git Blame Copy Permalink